Design Verification (DV) Engineer tests and validates integrated circuit and semiconductor designs to ensure they are bug-free and meet functional specifications before manufacturing. Key aspects include SystemVerilog, UVM (Universal Verification Methodology), and test planning